

6.S081: page tables (vm)

plan:

1) Address spaces

2) paging hw (RISC-v)

3) xv6 vm code + layout

Isolation


sh

cat

○


Kernel / OS

Memory




ld a, 1000
sd \$7, (a)

Address spaces



pagetables (hw) every app has
 its own map

2nd processor




Per page

4 KB

4096

2^{12}




64-bits

$2^{39} \approx 512 \text{ gbyte}$



27 bits are index,

$2^{12} = 4096$
12 offset


4096



RISC-V
page table



4096
64 bits @



3 page
directory

$$4096/8 = 512$$

$$44 + 12 = 56$$

Translation look-aside buffer (TLB)


Cache of pte entries

[VA, PA] ~~space~~ vma

Switch page table \Rightarrow flush TLB


Page templates provide level
of interaction

VA @ PA
under control of OS



~~#P~~ = PC | perm

Virtual address space



128 MB

DRAM

I/O devices

VA \rightarrow PA mostly identical



