

# 6.5081: Interrupts

\$15

HW

wants attention now


SW

save its work  
process interrupt  
resume its work

for syscall  
+  
traps  
they all  
the same  
mechanism

- 1) asynchronous
- 2) concurrency
- 3) program devices

# Where do interrupts come from?



UART TX  
UART RX

PLIC





Figure 1: FU540-C000 top-level block diagram.

DRAM



Route  
Interrupts


← Core

Hold  
Interrupt

Figure 3: FU540-C000 Interrupt Architecture Block Diagram.

Driver manages device

UARTC



# Programming device

memory mapped i/o / I/O/st

I/O/st

read/write

control register of the device

# Case Study: \$ Is

\$ : device puts \$ into uart

uart gen interrupt when the  
char has been sent

Is : keyboard control to recv line  
generate interrupt

# RISC-V support for interrupts

SIE: one bit for F, S, T

SSTATUS: bit enable/disable

SIP: ~~S~~ Interrupt pending

| SCAUSE:

| STVEC:



# Interrupt (hw)

If SIF bit set:

Clear SIF bit

$sepc \leftarrow PC$

Save current mode

$mode \leftarrow \text{supervisor}$

$PC \leftarrow stvec$


( $\rightarrow$  UsertrapC)

# Interrupts and concurrency

- 1) device + CPU run in parallel  
⇒ producer/consumer parallelism
- 2) interrupt stops the current program  
interrupt enable/disable
- 3) top of driver + bottom driver may  
run in parallel using locks & mutex

# Producer/Consumer

putc



waitk(c)

# Interrupt evolution

Interrupt used to be - fast  
Simpl

Now slow  
device is more complicated

Gbit ethernet  
1.5 Mpkts/s  $\Rightarrow$  1 interrupt  
per  $\mu$ sec

# Polling

CPU spins until device has data

Waste CPU cycles if device is slow

but if device is fast,

saves ~~entry~~ exit cost

Dynamically switch between polling/interrupts